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ABSTRACT 
MODELING AND NOISE PARAMETER EXTRACTION OF NANO-WIRE 
TRANSISTORS 
Pallavi Deshmukh 
Since the CMOS technology is advancing rapidly, there are several new device 
structures being invented to counter the disadvantages of the previous generation. One of 
the attractive devices in this realm is Nano-wire Surrounding Gate FET (SGFET) which 
is built vertically and has gate wrapped all around the channel. This thesis will investigate 
the noise performance of transistor at high frequencies for its application in designing RF 
Low Noise Amplifiers. This is the first time that a study has been done on noise 
characteristics of SGFET, 
The thesis presents a novel approach for noise parameter extraction of MOSFET. 
This method, called Direct Matrix Analysis, can be used for very complex models which 
makes the analysis easier. 
The scaling of planar MOSFET's was done to compare the noise characteristics of 
3-D and planar devices. Various scaling theories were investigated and then Constant 
Field Scaling Theory was applied to scale down the MOSFET's. 
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CHAPTER 1 
INTRODUCTION 
As the transistors are being scaled down, the issue of short channel effects 
becomes more severe and critical. Hence some alternative approaches have already 
started coming up, one of the attractive options being Nano-wire surrounding gate FET 
(SGFET). This structure has a lower subthreshold swing as compared to FinFETs. Also since 
the gate is wrapped around the channel, corner effect impact is minimized. SGFET's have an 
advantage of immunity to short channel effects, suppression of floating body effects and 
improved transport properties. SGFET's have reduced scattering and better gate control as 
compared to other device structures. They also have enhanced current densities. Since 
this device has scope of applications in RF, Microwave domains as Low Noise Amplifier, 
Mixer, noise characterization is very important for analysis of this device. At high 
frequencies, the induced gate noise and the channel noise are correlated which is difficult 
to model. Hence they have to be extracted directly from the scattering parameters of the 
noise model for a device. This was the approach used to analyze noise in SGFET's. 
The thesis includes an analysis of SGFET based on the following points: 
1) High frequency noise model of the SGFET 
2) Noise Correlation Matrix and Noise Parameter extraction 
3) Equations for individual noise sources in the model 
4) Comparison in different configurations 
5) Discussion of dominant noise sources 
1 
6) Comparison of noise parameters of SGFET with scaled bulk CMOS 
model 
The noise model of SGFET consists of active two ports, passive components and 
some noise voltage or current sources. The accuracy of noise modeling depends on the 
topology of small signal model combined with the accurate values for the model elements 
which can precisely predict the electrical performance of the device. 
The accurate small signal model was already available for SGFET. Hence the 
approach chosen for noise modeling was Direct Matrix Analysis. MATLAB was used to 
implement the algorithm and analysis was done for three different configurations of 
SGFET - Common Source, Common Gate and Common Drain configurations. 
1.1 Types of Noise 
MOSFET devices have different types of noises: 
1) Thermal Noise 
2) Flicker Noise 
3) Induced Gate noise 
4) Channel Noise 
1.1.1 Thermal Noise 
At high frequencies, the dominant noise source in the channel is thermal noise. 
This noise arises due to random thermal motion of carriers in the channel of the device. It 
is broadband white noise and gets worse with increase in temperature and resistance. 
2 
H. Nyquist showed in his paper, [1] that to find the noise amplitude, the energy of 
electrical oscillation along the shorted transmission line has to be added. This 
transmission line is connected by two resistors R. The frequency interval is assumed to be 
Af and P is the available power from each resistor. 
L 
•4 • 
Fig. 1-1 Ideal Transmission line with characteristic impedance R 
P = Vns2/R (1.1) 
Where Vns is the input noise voltage. Then the energy from the resistor on left can be 
given by: 
E = IPdt = PAt = PL/v (1.2) 
Where At is the time required to travel on the line and v is the propagation velocity of the 
wave. Total energy on line is 2PL/V. The equipartition law of thermodynamics states that 
every mode of oscillation contributes approximately kT average energy. 
This can be shown easily. When the both ends of transmission line are short 
circuited, normal modes are excited and it forms a quantum harmonic oscillator. The 
natural frequency is then nv/2L. Density of states in frequency will be dn = (2L/v) df and 
the number of states in frequency interval Af are: N = (2L/v) Af. 
E = hf (n+1/2) is the energy per photon in each level. 
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Hence, average energy per mode will be 
Eav = hf/(exp(hf/KT) -1)« kT (1.3) 
This is based on the assumption that hf/KT « 1. 
Hence the total energy on line: 2PL/v = kTAf. If the following circuit is considered, P 
: 2 inR = Vns74R. 
R 
777 
Fig. 1-2 Transmission line model after shorting the line 
Therefore, kTAf = VM2/4R 
Hence, 
V„/ = 4KRT 
which is the thermal noise generated by a resistor. 
(1.4) 
1.1.2 Flicker Noise 
Flicker noise is the low frequency noise which affects the performance of device 
and can be neglected at very high frequencies, but it cannot be neglected in case of 
mixers, oscillators or frequency dividers which up convert low frequency noise to high 
4 
frequency, thus giving inferior phase noise or SNR. Flicker noise dominates noise at low 
frequencies. The exact cause for flicker noise is not known and they are still under 
discussion. The traps at S1-S1O2 interface play an important role in contribution to flicker 
noise. There have been many models to characterize flicker noise, of which unified 
theory is the most popular. 
In case of SGFET, the flicker noise models which are used for submicron 
MOSFETS need some modification in the values fitting factors KF and AF. Since the 
channel length is in nanometer range, the number of carriers in the channel is less which 
helped us to predict a lower value of flicker noise in SGFET as compared to the 
MOSFET's. 
The following model which is available in the HSPICE simulator for flicker noise 
was used to model flicker noise in SGFET [1]. 
In terms of transconductance of the device: 
Sid= KF»Gm2 (1.5) 
Where Weff = 2*pi*R, R: Radius of the channel, KF: Fitting factor, AF: Fitting factor 
The fitting parameters KF and AF change in case of SGFET. 
For planar devices, it has been seen that flicker noise in a device with 1.5nm gate 
oxide thickness is lower than that in devices with thicker gate oxides. It means the noise 
behavior of the devices has been improved with decreasing the gate oxide thickness for 
short channel transistors. 
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With this it can be predicted that SGFET will have a lower flicker noise as 
compared with other device structures, since the oxide thickness is around 2nm.Some 
measured data needs to be taken to verify this behavior. More extensive further work is 
needed to validate the flicker noise models for SGFET and develop more advanced 
models for switch biasing and RF applications. 
A channel width W and length Ax is considered. The fluctuations in channel 
carrier and mobility are given by 
rSId\ ( 1 ASN 1 8n (bld\ ( 1 AdN 1 ou \ W-Liw + vm-)*** (L6) 
(1.6) 
Where AN = NWAX, Nt — NtWAx , N and Nt are respectively the number of channel 
carriers and occupied traps per unit area. The typical mobility equation is 
1 1 1 1 
_ = _ _ + _ = —+aN 
M ^o Mi Mo 
(1.7) 
Where ui is the mobility limited by oxide charge scattering. It is expected that the 
scattering coefficient a is bias dependent due to carrier screening effect. 
Sld (1 \SANt 
_ _ = - I —+ ay.)—— ld ViV / VVAX 
(1.8) 
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SH*(fl = 1 (W2M2)(^ + aiiYS^if) 
l
-f (NT(EF)kr 
(WAxxit+ any w 
Yf 
(1.9) 
S,d(f) = Jz\ SAId(f)bxdi 
kTL 
:J0NAEFXWX) yfWL2J0 l v " ^ ( J C ) 
+ an)2dx (1.10) 
kTId2 [LA + BN+CN2 
ax 
(1.11) 
SMd(f)
 ~ yfWL21 N2 dx 
where A,B,C are technology dependent model parameters. A, B, C can be determined by 
fitting the measured noise data. It is noted that A+BN+CN2 is the apparent oxide trap 
density extracted from the noise measurement if one ignores the contributions from the 
mobility fluctuation. 
1.1.3 Channel Noise 
Channel noise occurs in the channel due to the channel resistance rds and is 
combination of flicker noise and thermal noise due to the channel resistance. 
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This channel noise is correlated to the gate induced noise at high frequencies and 
this correlation can be neglected at low frequencies. There are many models for 
MOSFET predicting the channel noise and its correlation with gate induced noise. Van 
Der Zeil model gives following equations for the channel noise [1]: 
ids2 = 8/3*k*T*gm (1.12) 
But when this model is directly used for SGFET, it predicts a lower noise figure; 
hence, a new model needs to be formulated. This model can be derived using a MOSFET 
model in saturation. 
The drain current for MOSFET in a strong inversion region is given by: 
lD(x) = Weff.QI(x).v(x) (1.13) 
Where x is position along the channel, Weff is the effective channel width, Oj(x) is the 
inversion layer charge per unit area, and v(x) is the carrier drift velocity in the channel. 
For short channel devices, the carrier drift velocity is expressed as 
v(x) = [Wf. ECx) E(x)<Ec 
(1+E(x)/Ec) 
= vsat E(x)>Ec (1.14) 
Where Ec is the critical filed at which carrier velocity saturation occurs. E(x) = dV(x)/dx 
is the lateral electric field. The critical field and effective surface mobility are given by 
£0 = 2 ^ (1.15) 
Useff 
Useff^ Uo (1.16) 
( l+e (V G S ) 1 n t -VT0) 
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Ho is low field mobility, 6 is mobility degradation coefficient due to vertical 
channel field, VTO is the threshold voltage at source with zero source-substrate bias, and 
VGs,int is the voltage drop between gate and source for the intrinsic device. Substituting 
v(x) in Eq. 1.13 with Eq. 1.14, the drain current becomes 
ID(X) = (useff .Weff. Qi(x) - ID(x)/Ec).dV/dx (1.17) 
Integrating this current over the effective channel length and solving for ID gives 
the equation shown below: 
VD,int 
ID= 1/Uff/(Useff.Weff. Ql(V)-ID/EC).dV (1.18) 
Vs,int 
VD,int is the channel potential on the drain side of the intrinsic device. For a time-
varying voltage fluctuation due to thermal noise in unit length segment of the channel, 
the current fluctuation is given by 
A i (t) = 1/Leff. (Useff. Weff. Ql (V) - ID/EC). Av(t) (1.19) 
Qi (V) being negligibly small, it is nearly constant and independent of Av(t). The 
mean square value of A i (t) will be given by 
(A i)2 = 1/Leff2. (useff. Weff. Qi(V) - ID/Ec)2. (Av)2 (1.20) 
Thus the resistance of the small element of the channel and the mean square value 
of voltage across this resistor are given by 
AR - Ax/ (jiseff. Weff. Qi(Xl) - ID(xi)/Ec) (1.21) 
(Av) 2 = 4kTe(Xl).Ax. Ml (useff. Weff. Qr(Xl) - ID(Xl)/Ec) (1.22) 
Where Te(xj) is the effective electron temperature. Similarly mean square value of 
current will be as follows: 
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(A i)2 = 4kTe(Xl) /Leff2. (nseff. Weff. Qi (V) - ID/Ec)2. Ax. Af (1.23) 
To obtain the effective channel thermal noise, this current needs to integrated 
along the length of the channel as shown below. Then solving Equations 1.24 - 1.26 
gives the overall value of channel thermal noise. 
VD,int 
i2d = (4k/ L2eff.ID). J Te(x).(useff .Weff. Qi (V) - h/Ecf dV (1.24) 
Vs,int 
1+E(x)/Ec = (useff .Weff. Qi (V))/useff.Weff. Qi (V) - ID/EC (1.26) 
Thus the channel thermal noise equation is given by 
VD,int 
i2d=(4kT/ L2eff.ID). J (useff .Weff. Qi (V))n x (useff .Weff. Qi (V) - ID/Ec)2"ndV (1.27) 
VD,int 
1.1.4 Induced Gate Noise 
At high operating frequencies, the random potential fluctuations in the channel, 
results in the channel noise, which gets coupled to the gate terminal through the gate 
oxide capacitance and causes induced gate noise. Induced gate noise is correlated to the 
channel noise at high frequencies. Eq. 1.26 is the wave equation of a distributed line 
representing a MOSFET. 
d_[AID(x)] = j co WeffCox Av(x) (1.28) 
dx 
Av(x) is the AC voltage fluctuation along the channel. This equation can be expanded for 
YgStoget 
Yg^l/O/jaCgs+RO (1.29) 
For frequency oo2R2C2« 1, Cgs and Ri can be solved to get the equations 1.30 and 1.31. 
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Cgs = (2/3)WeffLeffC0X (1.30) 
Ri=l/5gm 0 (1.31) 
Where gm0 =(co Leff2)/[ Mseff(VGs,iHrVTo)] 
The total gate noise current flowing out of the gate is obtained by integrating 
along the effective channel length. 
Aig=jcoWeffCoxjAv(x) (1.32) 
Thus the gate induced noise equation is given by Eq. 1.33. 
VD,iBt 
i \ = [ ( 4 K T © 2 Weff2 C o x 2 ) / I 3 D ] J (Useff . W e f f . Ql ( V ) ) n X (u s e f f . W e f f . Q j ( V ) - I D / E C ) 2 " " X 
Vs,int 
(Vas-V)2dV (1.33) 
1.2 Noise Parameter Extraction Method 
The noise Figure is the ratio of signal to noise ratio at input and signal to noise 
ratio at output. It can be represented in terms of the equivalent noise resistance of the 
circuit (R„), optimized source conductance (Gopt), and optimized source susceptance 
(Bopt)[l]. 
For a two port network, the noise parameters can be calculated using the 
following equations: 
R„ = Ru (1.34) 
G„pt = sqrt(Gi/Rn-Bcor2) (1.35) 
B0pt--BCOT (1.36) 
N F ^ = l + 2 R n (Go p t+Goor) ( 1 . 3 7 ) 
For a 2-port network, the admittance nodal equations can be written as follows: 
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Vi 
v2 
+ 
B 
D 
ii 
k 
Ii 
I2 
Y H Y12 
Y21 Y22 
Where [B] = [1 0] and D = [0 1]. The noise correlation matrix [C] is defined as: 
(1.38) 
[C] 
ii 12* ii h* 
i2i2* iii2* 
(1.39) 
Using the y-parameters, B, C and D matrices, Ru, Gi, Ycor can be calculated for 
any network using the expression given below [1], 
Ru= (l/4kT Af) x Re {1/abs (Y2i)2 x [D]* x [C] x [D]T} (1.40) 
Gi = (l/4kTAf) x Re {([B]-Y„/Y21 x [D])* x [C] x ([B]-Yn/Y21 x[D])T} (1.41) 
1 cor *-Joor ' J " c (1.42) 
Ycor = (-l/4kTAfRnY21*) X {[D]* X [C] X ([B]-Y„/Y2i X [D])T} (1.43) 
These expressions can be applied to any noise model having correlated noise 
sources. Traditional MOSFET analysis use direct matrix analysis which can also be 
applied to the SGFET noise model. 
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This method needs the noise model of the device which can then be transformed 
to an equivalent graph for network analysis. The nodal equations are then written 
corresponding to each node to form a Y parameter matrix for the noise model. Also an 
[A] matrix is formed which represents the current sources in the network. 
The matrices are then reduced to represent a 2-port network considering all the 
noise sources and resistances. These Y parameters can then be used and substituted in the 
equations to get the noise parameters of the circuit. Equations (1.44) and (1.45) are used 
for matrix reduction. [Y] Matrix is reduced to 2x2 matrix from 7x7 for SGFET and 6x6 
for MOSFET. [A] Matrix is reduced to 2x7 matrix for SGFET and 2x6 for MOSFET. 
Ylj' = Y1J-(Ymi!Yaj}_ (1.44) 
A i ^ A y - l A j s ^ j X (1-45) 
Where mxn is the order of the matrix and i, j represent the rows and columns 
respectively. 
[A] matrix is used to form the [B] and [D] matrices. The correlation matrix shown 
in equation can be used here to calculate the parameters. MATLAB program was used to 
calculate the noise parameters. 
This method was then implemented for Common Gate and Common Drain 
configurations. Using Direct Matrix Analysis simplifies the analysis part. In case of 
Common Gate Configuration, the gain characteristics are same as in Common Source 
configuration, whereas the noise characteristics change. It can be seen from the graphs in 
next section that at low frequencies, flicker noise doesn't contribute much to noise figure 
13 
as was seen in CS configuration. The minimum noise figure increases with increase in 
operating frequencies. 
In case of Common Drain configuration, gain is approximately one, since it acts 
as a source follower. 
The noise figure is high at low frequencies, then goes to a minimum value and 
again increases at high frequencies. 
1.3 Noise Correlation Matrix Formation 
There are three types of representation for Noise correlation matrix. 
1) Admittance representation which is based on noise currents 
2) Impedance representation based on noise voltages 
3) Wave representation based on noise waves 
In case of noise modeling of SGFET, since we have characterized the model using 
current sources, the admittance representation was used. 
The formation of noise correlation matrix depends on the currents at each node. 
The diagonal elements in the matrix are equal to the sum of the noise current of each 
element connected to the corresponding node. So the first diagonal element is the sum of 
noise currents connected to node 1, the second diagonal element is the sum of noise 
currents connected to node 2, and so on. 
The off diagonal elements are the negative noise current of the element connected 
to the pair of corresponding node. Therefore a noise current source between nodes 1 and 
14 
2 goes into the matrix at location (1, 2) and locations (2, 1). If a noise current source is 
grounded, it will only have contributed to one entry in the noise correlation matrix at the 
appropriate location on the diagonal. If it is ungrounded it will contribute to four entries 
in the matrix two diagonal entries (corresponding to the two nodes) and two off-diagonal 
entries. Since SGFET noise model has seven nodes and seven noise sources, the matrix 
which is formed is 7x7 and it is 6x6 for MOSFET. 
1.4 Summary 
Thus various types of noise, their equations, and the extraction method called 
Direct Matrix Analysis were discussed in this chapter. The application of this theory is 
shown in forthcoming Chapters 3 and 4. This method is used for noise analysis of SGFET 
and MOSFET's. It can be applied to any complex network whose noise model is 
accurately known. 
15 
CHAPTER 2 
NOISE OF BULK MOSFET 
2.1 Scaling Theory 
For comparison of 3-D device noise characteristics with a planar device, it was 
necessary that the device sizes are same. Hence the planar MOSFET model was scaled 
down to lOnm regime and analyzed for noise. For scaling of MOSFET, various scaling 
theories were investigated. Some of the common scaling theories are: 
1) Constant voltage scaling 
2) Constant field scaling 
The rules for scaling can be expressed in terms of the scaling constant K> 1. The 
device dimensions are scaled with a factor of K. But if the voltage and doping impurity 
concentrations are not scaled accordingly, the device will not withstand such a high 
current density and thus breakdown. Hence it is very important to scale down the supply 
and threshold voltage, and scale up the doping levels by the scaling constant. 
The other parameters like rds, parasitic capacitance and the interconnect 
resistance are then scaled proportionately using the traditional formulae. Figures shown 
illustrate the scaling theory. Fig. 7-1 shows the non-scaled MOSFET and Fig. 7-2 scaled 
MOSFET which has the dimensions scaled down by factor of K>1. 
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Fig. 2-1 Non-scaled MOSFET Device 
p 
Fig. 2-2 Scaled MOSFET Device 
2.2 Calculations for Scaling MOSFET 
SGFET device has W=12.6 nm and L = lOnm. The MOSFET was thus scaled 
down according to this W/L ratio which gave different scaling factors for width and 
length scaling. The scaling factor for length has been denoted by KL, while it is Kw for 
width scaling. The MOSFET device had W/L ratio of 60um/.18um which gives the 
following scaling factors: 
KL=18 
Kw= 14.356 
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Table 2-1 Scaling Factors used for MOSFET scaling to nanometer regime 
Parameter 1 Scaling Factor 
Vertical Dimensions 
Horizontal Dimensions 
Voltages 
Substrate Doping concentration 
Channel Resistance 
Cgox 
Cgs 
Cgd 
Cgb 
Cdb 
Csb 
Transconductance 
1/KW 
1/KL 
1/K 
KL 
( K w ) / ( K L f ^ 
1/KL 
1/KW 
1/Kw 
1/(KL2*KW) 
3*Cgs 
(K L f"V(K w ) 
For verification of these calculated results, the behavior of various parameters 
with gate channel length was analyzed after studying various papers. The values were 
used in MATLAB to extrapolate the values of the parameters at lOnm. 
18 
Table 2-2 Channel BLesistance for various gate lengths for MOSFET scaling [2], 
[3],[4],[6],[10] 
Gate 
Length 
[um] 
.08 
.35 
.4 
.45 
.5 
Rcls Rds 
(Vgs-Vt=l) (Vgs-Vt = 5V) 
Rds*2 
380 
400 
480 
540 
760 
800 
960 
1080 
600 1200 
Rds 
(Vgs-Vt = 2) 
Rds*2.5 
1.9k 
2k 
2.4k 
2.7k 
3k 
Rds 
(Vgs-Vt=.2) 
Rds*35 
66.5 
70 
84k 
94.5k 
105k 
Table 2-3 Transconductance for various gate lengths MOSFET scaling [2], [3], [8] 
Gate Length [um] 
0.1 
0.2 
0.3 
0.4 
0.5 
Gm(uA/V) 
610 
390 
350 
300 
210 
Table 2-4 Effective Mobility for various gate lengths for MOSFET Scaling [2], [12], [13] 
Gate Length 
[nm] 
30 
50 
100 
300 
Effective Mobility 
(cm2/V-s) 
1800 
2480 
3632 
4680 
350 I 4000 
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Table 2-5 Junction Capacitance for various gate lengths for MOSFET Scaling [5], [6], 
m, [8] 
Gate Length [um] 
0.089 
0.18 
0.35 
0.8 
Junction Capacitance (aF) 
150aF 
313aF 
200aF 
1096aF 
2.3 Extrapolated Results for MOSFET 
Fig. 2-3 shows the extrapolation of channel resistance for MOSFET to get the 
value of rds at lOnm. This curve fitting was done using MATLAB. The value of rds 
comes to 27kOhm. 
RDS Extrapolation 
Fig. 2-3 Extrapolated value of channel resistance of MOSFET at lOnm [2], [3], [4], [6], 
[10] 
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Fig. 2-4 shows the extrapolated value of junction capacitance for MOSFET at 
lOnm. The points which are seen in the plot were values taken from various papers and 
then the data was extrapolated. 
1.2 
x I f f " Junction Capacitance 
1 -;• 
0.8 4 
U 0.6 
0.2 
0.044 i 
o-
«01 0.1 0.2 
i i , . . i 
V * P I 
• dataCj 
Fit N 
i i i i 
0.3 0.4 0.5 0.6 
Gate Length [urn] 
0.7 0.S 
Fig. 2-4 Extrapolated value of junction capacitance 
Of MOSFET at lOnm [5], [6], [7], [8] 
Fig. 2-5 shows the extrapolation of transconductance for MOSFET at lOnm. 
Procedure similar to channel resistance and junction capacitance was used for getting gm 
at lOnm. The value obtained was very close to the calculated values. 
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Fig. 2-5 Extrapolated value of transconductance for MOSFET at lOnm [2], [3], [8] 
Fig. 2-6 shows the extrapolation of effective mobility for MOSFET as a function 
of gate length. It can be seen that as gate length decreases, mobility degradation occurs. 
Curve fitting was done using MATLAB. 
4500! 
Effective MobiSty 
flO 50 100 200 300 400 500 
Gate Length [nm] 
700 800 900 10K 
Fig. 2-6 Extrapolated value of Mobility in MOSFET at lOnm [2], [12], [13] 
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Table 2-6 shows the model parameter values for SGFET, MOSFET which was 
used for scaling and the scaled MOSFET. These values of scaled MOSFET were used in 
the noise model to get the noise characteristic. The same method of Direct Matrix 
Analysis was used and implemented using MATLAB. 
Table 2-6 Table showing the elements of small signal model for SGFET, Non-scaled 
MOSFET and scaled MOSFET 
PARAMETER 
Wmin 
Lmin 
Gm 
Rds 
rds 
Rg 
Rs 
Rd 
rg 
Rdb 
Cgs 
Cds 
Cgd 
Cgox/Cox 
Cgb 
Cdb 
SGFET 
12.54nm 
lOnm 
14uA/V 
600k 
3k 
10 
200 
70 
.11 
4aF 
1.3aF 
1.3aF 
3aF 
— 
Csb 
MOSFET(Non-Scaled) MOSFET 
SCALED 
.18um 1 12.54nm 
.18um 
28.4mA/V 
486 
5.75 
1.75 
1.75 
lOnm 
745uA/V 
27k 
15.17 
1500 
1500 
134 600k 
68.5e-15F 
68.5e-15 
30.6e-15F 
1.25e-3 
le-21F 
76.9e-15F 
496e-15F 
10.87aF 
10.87aF 
12.16aF 
2.24e-2 
.4aF 
30.87aF 
30.87aF 
2.4 Scaled MOSFET Models and Nodal Analysis 
Small Signal Model of scaled MOSFET's and the plots showing their noise 
behavior. It can be seen that Common Source configuration and Common Gate 
Configuration have the same gain, whereas Common Drain Configuration has unity gain. 
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The elements in the small signal model were defined as follows: 
Yi = gg 
Y2 = i*w*Cgd 
Y3 = gd 
Y4 = i*w*Cgs 
Y5=gds 
Y6 = i*w*Cgb 
Y7 = i*w*Csb 
Y8=i*w*Cdb 
Y9 = gdb 
Yio = gs 
(2.1) 
(2.2) 
(2.3) 
(2.4) 
(2.5) 
(2.6) 
(2.7) 
(2.8) 
(2.9) 
(2.10) 
2.4.1 Common Source Configuration 
The noise model of MOSFET was derived from its small signal model. This 
model was derived for all three configurations. Fig. 2-7 shown below shows the noise 
model for the scaled MOSFET in Common Source Configuration. In this configuration, 
the bulk and source terminals are assumed to be connected together and then to ground. 
MOSFET has an additional bulk resistance which is absent in case of SGFET. Also the 
source to bulk, drain to bulk capacitors are included in the model of MOSFET. It can be 
seen from the figure shown below there are six noise sources contributing to the overall 
noise in MOSFET. Similar to SGFET the gate thermal noise is at the input and source 
thermal noise is at the output. 
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Fig. 2-7 Model of MOSFET in Common Source Configuration 
Fig. 2-8 shows the network graph of MOSFET in CS configuration which is 
derived from Fig. 2-7. This model simplifies the analysis of circuit considerably and is 
useful in writing nodal equations for the circuit. As the complexity increases, 
representation in this form is better so as to minimize any chances of errors. 
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Fig. 2-8 Network Graph for Common Source Configuration 
The equation below shows the admittance matrix for MOSFET in CS 
configuration. This matrix is determined from the nodal analysis equations written for 
Fig. 2-8. Matrix representation makes the data concise and easier for calculations. The 
MATLAB program which has been written for noise parameter calculations needs just 
the admittance and noise matrix as input and it characterizes the complete device. 
[Y] = 
Yj 0 -Yi 
0 Y3 
Y,+Y6+ 
-Yi 0 Y9+Y2 
0 -Y3 -Y2+gm 
0 0 -gm-Y4 
0 0 -Y6 
0 
-Y3 
-Y2 
Y 2+Y 3+YB+Y 5 
-Y5 
-Y8 
0 
0 
-Y5 
-Y5-gm 
Y7+gm+Y5+Y4 
-Y7 
0 
0 
0 
-Y8 
Y8+Y9 
(2.11) 
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The equation shown below is the noise matrix for the MOSFET in CS 
configuration. This matrix includes the contribution of all noise sources. For an accurate 
noise analysis, it is very critical to get [A] and [Y] matrices accurate or the model may 
not predict the true characteristics of the device. Some of the noise sources may be 
ignored, but only if their contribution is not affecting the analysis considerably. Hence it 
is always better to consider all noise sources first and then determine which are dominant. 
[A] = 
0 
0 
-1 
0 
1 
0 
0 
0 
-1 
1 
1 
0 
-1 
0 
0 
0 
0 
0 
0 
1 
0 
1 
0 
-1 
0 
0 
0 
0 
0 
0 
0 0 0 0 0 1 
(2.12) 
2.4.2 Common Drain Configuration 
Fig. 2-9 shows the noise model of MOSFET in Common drain configuration. This 
topology acts as a source follower and has a voltage gain of one. In this case, gate 
thermal noise is at the input and source thermal noise is at the output. The analysis 
method presented in Chapter 1 is useful in transferring all the noise sources wither on the 
input side or on the output side. All the noise sources are included in the model shown 
below. 
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Fig. 2-9 Model of MOSFET in Common Drain Configuration 
Fig. 2-10 which shows the network graph for MOSFET in CD configuration is 
derived from Fig. 2-9. This representation is used for writing nodal equations at each 
node. In this case, since there are 6 nodes, there will be six equations relating the 
currents, voltages and admittance of the circuit. They also include the noise current 
sources. 
Y, 
Y4 
Y2 
Y3 
ID 
IDS 
Y„ 
*DB 
is 
Fig. 2-10 Network Graph for Common Drain Configuration 
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The equation below shows the admittance matrix for CD configuration of 
MOSFET. [Y] Matrix represents all the admittance in the circuit. In this case, it is a 6X6 
matrix since there are six equations, one for each node. This matrix is reduced to 2X2 to 
get the overall 2-port Y-parameters for the complete circuit. The direct matrix analysis 
method was implemented in MATLAB for the same. It has been discussed already in 
Chapter 1. 
[Y]= 
Yi 
0 
•Yl 
0 
0 
0 
0 
Y,0 
0 
-Yio 
0 
0 
-Y, 
0 
Yi+Y6+ 
Y4+Y2 
-Y4+gm 
-gm-Y2 
0 
0 
-Yio 
-Y4 
Y10+Y7+Y5+ 
Y4+gm 
-Y5+&n 
0 
0 
0 
-Y2 
-Y5 
Y5+Y2+Y3+Y8 
-Y8 
0 
0 
0 
0 
-Y8 
Y8+Y< 
(2.13) 
[A] matrix shown below is the noise matrix of MOSFET in CD configuration. It 
shows the contribution of each noise at various nodes. [Y] and [A] matrices need to be 
precise for accurate characterization of noise for a device. This matrix is reduced to an 
order of 2X6 and not 2X2 since all the noise sources need to be considered and none of 
them can be eliminated from the calculations. 
[A]= 
0 0 0 1 0 0 0 
0 0 0 0 1 0 0 
1 1 0 1 0 0 0 
0 - 1 0 0 - 1 0 0 
1 0 - 1 0 0 1 0 
0 0 0 1 0 0 1 
0 0 0 0 0 0 - 1 
(2.14) 
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2.4.3 Common Gate Configuration 
The noise model of MOSFET in common gate configuration in shown in figure 
below. In this case, bulk and source are not connected together and hence the circuit is 
slightly complicated. Since gate terminal is grounded, source thermal noise is at the input 
and drain thermal noise is at the output. Similar to CS and CD configuration, this circuit 
has six noise current sources and none of them can be ignored, unless their contribution is 
known. 
^ S ^ 
Fig. 2-11 Model of MOSFET in Common Gate Configuration 
Fig. 2-12 shows the network graph for CG configuration of MOSFET. Nodal 
analysis is done for each of the nodes encountered in the model. This network has six 
nodes; hence six equations are generated using KCL. The representation of a circuit in 
the form shown is simple and makes the calculations and matrix formation easier. 
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Fig. 2-12 Network Graph for Common Gate Configuration 
The [Y] matrix shown below is the admittance matrix for CG configuration of 
MOSFET. This matrix is entirely different from the CS and CD configurations. Thus it 
can be predicted that the noise characteristics of each topology will vary which is shown 
in Chapter 4. This matrix is also 6X6 and is then reduced to 2X2 using direct matrix 
analysis. Thus the overall Y-parameters for the complete circuit are obtained. 
[Y]= 
0 
-Y3 
-Y2 
0 -Y3 -Y2+gm Y2+Y3+Y8+Y5 
0 0 - g ^ -Y5 
0 0 0 -Y8 
Yi 
0 
•Yi 
0 
Y3 
0 
-Y, 
Yi+Y6 
+Y4+Y 
2 
0 
0 
-Y4 
0 
0 
-Y5-gm 
Y7+gm+Y5+Y4 
0 
-Y8 
Y8+Y9 
(2.15) 
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[A] matrix shown below is the noise matrix of MOSFET in CG configuration. 
This matrix also varies from one configuration to another and is unique for each circuit. 
Similar to CS and CD configurations, the order of this matrix is also reduced to 2X6. [B] 
and [D] matrices are derived from this matrix and they are then used for calculation of 
noise parameters. [B] and [D] matrices have been discussed in Chapter 1. 
[A] 0 0 
0 
-1 
0 
1 
0 
0 
0 
0 
-1 
1 
0 
1 
0 
-1 
0 
0 
0 
0 
0 
0 
0 
1 
0 
0 
1 
0 
-1 
0 
1 
0 
0 
0 
0 
0 
(2.16) 
2.5 Summary 
The scaling theory best suited for MOSFET scaling was presented in this chapter. 
The simulation results of extrapolation of various parameters like channel resistance, 
mobility, transconductance and junction capacitance were very close to the calculated 
values. 
The nodal analysis of MOSFET was also discussed and the impedance and noise 
matrix were derived to study the noise characteristics of scaled MOSFET. Simulation 
results are presented in Chapter 4. Chapter 3 deals with the nodal analysis of SGFET. 
32 
CHAPTER 3 
NOISE OF SGFET 
3.1 SGFET Device 
The device structure of the vertical SGFET is shown in Fig. 1. The transistor is 
built on top of an n-well (p-well) which has a depth of 30nm and a diameter of 40nm. 
The intrinsic transistor has a channel length of lOnm, a radius of 2nm, a gate oxide of 
1.5nm and 12nm source and drain junctions extended from both ends of the channel. 
NMOS and PMOS transistors are constructed as enhanced-type with undoped silicon 
bodies while source and drain junctions have Gaussian profiles with a peak doping 
concentration of 1020 cm-3 [11]. 
Hielai 
S i O , 
«ft 
»«( TS 
Fig. 3-1 3D view of Surrounding Gate Field Effect Transistor 
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3.2 Parasitic Model of SGFET 
In the figure shown below, Cgsx is the parasitic capacitance between metal gate 
and the concentric source and Cgsy is the parasitic capacitance between metal gate and 
the source contact. The resistor rg accounts for the effective gate resistance at high 
frequencies caused by the distributed gate-oxide-channel. The resistance Rg accounts for 
two parallel gate contacts. Cdsx is the parasitic capacitance between intrinsic drain and 
source contacts and Cdsy is the parasitic capacitance between drain and source 
interconnects [11]. 
f drain 
source 
Fig. 3-2 Intrinsic Model of SGFET with Parasitics 
Resistors Rsx and Rsy represent source contacts and resistors Rnw and Rpw 
represent overall concentric n-well and p-well resistances from intrinsic source to 
extrinsic source contacts of NMOS and PMOS SGFETs, respectively. Cgdx is the 
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parasitic capacitance between gate contact and the intrinsic drain and Cgdy is the 
parasitic capacitance between gate and drain interconnects. The resistor Rd represents the 
drain contact of the transistor [11]. 
3.3 Noise Model of SGFET 
A noise model for any device can be derived if there is knowledge of an accurate 
small signal model that gives the values of capacitors and resistors. The location of noise 
sources in the model simplifies the derivation of noise model. Since the small signal 
model was already known, the noise model was derived for SGFET in all three 
configurations [1]. 
In this novel structure, there is an intrinsic transistor formed. The model also 
includes external parasitic, which consist of contact drain, gate, and source resistances. 
The parasitics encountered in this structure are the gate resistance (Rg), drain resistance 
(Rd), source resistance (Rs), and the resistance of intrinsic source (rs); Cgd is the gate-drain 
capacitance which is given by 
Cgd = Cgdi+Cgd2 (3.1) 
Similarly Cgs is the gate to source capacitance and Cds is the drain to source 
capacitance and is the sum of intrinsic gate/drain to source and extrinsic drain to source. 
Since the capacitors come in series for this device, the overall parasitics are reduced. 
The gate, drain, and source resistances contribute to the thermal noise and can be 
given as follows: 
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i2g = 4kT/Rg 
i2d = 4kT/E j^ 
i2s = 4kT/rs 
i2Rs-4kT/Rs 
(3.2) 
(3.3) 
(3.4) 
(3.5) 
•2 The channel noise is i ds which comes due to the channel resistance ras. The 
distributed gate resistance has also been considered and is represented by rg. This 
contributes to the induced gate noise and is correlated with the channel noise at high 
frequencies. This correlation can be ignored at very low frequencies. 
The noise correlation matrix for this noise model can be given as: 
CY = 
(3.6) 
ifif 
. * 
Idslf 0 
0 
0 
0 
Ifids 
Idlds 
0 
0 
0 
0 
0 
0 
W 
0 
0 
0 
0 
0 
0 
isis* 
0 
0 
0 
0 
0 
0 
idid* 
0 
0 
0 
0 
0 
0 
iRslRi 
3.4 Nodal Analysis for SGFET 
The noise model was derived for each configuration and then the network graphs 
were drawn. The network graphs simplified the process of writing nodal equations and 
then creating an admittance and noise matrix. 
Yi, Y2, Y3, Y4, Y5, Ye, Y7, Yg, Y% and Y10 represent the various admittance 
elements of the small signal model. They are defined as follows: 
Y,=G g (3.7) 
Y2 = i*w*Cgd (3.8) 
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Y3 = Gd (3.9) 
Y4 = i*w*Cg0X (3.10) 
Y5 = gds (3.11) 
Y6 = i*w*Cgs (3.12) 
Y7 = gs (3.13) 
Y8 = GS (3.14) 
Y9 = gg (3.15) 
Y10=j*w*Cds (3.16) 
3.4.1 Common Source Configuration for SGFET 
The small signal model and network graph for Common Source Configuration of 
SGFET is as shown in Fig. 3-4 and Fig. 3-5.In common source configuration, gate 
thermal noise is at the input and drain thermal noise is at the output. Noise extraction 
method transfers all the noise sources in the circuit either on the input side or on the 
output side of the circuit. This is helpful in analyzing the overall noise contribution of all 
noise sources in the circuit. 
: [>rAM^r- / W v -—r-
Fig. 3-3 Noise Model in Common Source Configuration of SGFET 
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Fig. 2-4 shows the network graph which is derived from the small signal model of 
SGFET in Common Source Configuration. There are seven nodes in this circuit where 
KCL can be applied to get the equations for each node. These equations are then used to 
form an admittance matrix and a noise matrix. 
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Fig. 3-4 Network Graph in Common Source Configuration for SGFET 
For CS configuration, the [Y], [A] matrices are given by the following equations. 
[Y] matrix shows the admittance at each node of the circuit. This matrix is formed after 
writing nodal equations for the small signal model. This representation in matrix form is 
easier to implement in MATLAB and thus apply matrix reduction techniques. This 
matrix is 7X7 which is reduced to the order of 2X2 which thus gives overall Y-
parameters for the circuit. This method is simple compared to the method of shorting the 
input and output to calculate the Y-parameters. 
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[Y]= 
Yi 
0 
-Y, 
0 
0 
0 
0 
0 
Y3 
0 
Y3 
0 
0 
0 
-Yi 
0 
Yi+Y6+ 
Y9 
0 
-Y6 
-Y9 
0 
-Y3 
0 
Y2+Y3+Y1( 
-Y5 
-Y10 
-Y2 
)+Y5 
0 
0 
0 
-Y5-gm 
Y7+gm+Y5+Y4 
-Y7 
-Y4 
0 
0 
-Y6 
-Y10 
-Y7 
Y6+Y7+ 
Y,0+Y8 
0 
0 
0 
-Y9 
Y2+gm 
0 
0 
Y9+Y4 
+Y2 
(3.17) 
[A] matrix shown below is the noise matrix for SGFET in Common Source 
Configuration. Depending on the noise contribution at each node in the circuit, the noise 
matrix for each of the circuits will be different. Thus for CS, CD and CG configurations, 
noise matrices are differ thus giving different noise characteristics. Noise matrix is also 
used for forming [B] and [D] matrices which are then used in formulation of noise 
parameters. 
[A] 
1 
0 
-1 
0 
0 
0 
0 
0 
0 
0 
-1 
1 
0 
0 
0 
0 
0 
0 
1 
0 
-1 
0 
0 
0 
0 
0 
1 
0 
0 
1 
0 
-1 
0 
0 
0 
0 
0 
0 
0 
1 
-1 
0 
0 
0 
1 
0 
0 
0 
-1 
(3.18) 
3.4.2 Common Drain Configuration in SGFET 
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The small signal model and network graph for Common Drain Configuration of 
SGFET is as shown in Fig.3-5 and Fig.3-6.In common drain configuration, gate thermal 
noise is at the input and source thermal noise is at the output. This configuration acts as a 
source follower, thus given a voltage gain of one. 
Fig. 3-5 Noise Model in Common Drain Configuration for SGFET 
Fig. 3-6 shows the network graph for common drain configuration. This graph is 
derived from Fig. 3-5. The nodal equations for each of the nodes are written using KCL 
and then the admittance and noise matrices are formed. This network has seven nodes 
and hence there are seven KCL equations. These equations include all the noise sources 
and the admittance in the circuit. 
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Fig. 3-6 Network Graph in Common Drain Configuration of SGFET 
For CD configuration, the [Y], [A] matrices are given by the following equations. 
[Y] matrix is formed from the KCL equations written from the network graph in Fig. 3-6. 
Since the configuration has changed from CS to CD, the admittance matrix is different, 
giving different Y-parameters. This matrix is also reduced using direct matrix analysis 
method discussed in Chapter 1 to a 2X2 matrix. Thus the 2-port Y-parameters are 
obtained for the circuit. 
[Y] = 
Y 
10 
0 
Y 
i 
0 
0 
0 
0 
Y3 
0 
-Y3 
0 
0 
0 
-Yio 
Yio+Y7+Y4 
+Y5+gm 
-Y5-gm 
-Y4 
0 
-Y9 
0 
-Y3 
-Y5 
Y8+Y3+Y2 
+Y5 
-Y2 
-Y8 
-Y2 
0 
0 
-Y4-gm 
-Y2+gm 
Y6+Y2+Y!+Y4 
-Y4 
0 
0 
0 
-Y8 
0 
0 
0 
0 
0 
0 
0 
Y9+Y8 
Y9+Y4+Y2 
(3.19) 
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[A] matrix shown below is a 7X7 matrix and represents all the noise sources in 
the common drain configuration of SGFET. This matrix is reduced to 2X7 matrix and not 
2X2 as is the case with [Y] matrix. This is because there are seven noise sources in the 
circuit and hence they should not be eliminated if the complete circuit needs to be 
characterized. Noise matrix being accurate is a critical part of noise parameter extraction 
of any device. If any of the noise sources is ignored, the model may predict a lower noise 
figure. 
[A]-
0 0 0 1 0 0 0 
0 0 0 0 1 0 0 
1 1 0 1 0 0 0 
0-1 0 0 - 1 0 0 
1 0 - 1 0 0 1 0 
0 0 0 1 0 0 1 
0 0 0 0 0 0-1 
(3.20) 
3.4.3 Common Gate Configuration 
Fig. 3-7 shows the noise model for SGFET in common gate configuration. In this 
case, the input noise is source thermal noise, whereas the output noise is drain thermal 
noise. This configuration gives a gain similar to that of common source configuration and 
is usually used in combination with common source configuration to form a cascode 
topology. 
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Fig. 3-7 Noise Model in Common Gate Configuration for SGFET 
Fig. 3-8 shown below represents the network graph for common gate 
configuration. Similar to analysis done for common source and common drain 
configurations, nodal equations are written for this circuit and then admittance and noise 
matrices are formed. Network graph is drawn to make the nodal analysis simpler. This 
method is advantageous in case complex circuits like noise model of LNA with two or 
more stages and a Mixer, In such a case, if the network graph is derived and then nodal 
equations are written, there are fewer chances of errors. 
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Y„ 
Fig. 3-8 Network graph for Common Gate Configuration 
Equation below shows the admittance matrix for common gate configuration. As 
can be seen this is entirely different from CD and CS configurations. This thus shows that 
the noise characteristics in each of the configurations will be varying. Chapter 4 will 
discuss the noise parameters of all these configurations in detail. 
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[A] matrix shown below is a 7X7 matrix and represents all the noise sources in 
the common drain configuration of SGFET. This matrix is reduced to 2X7 matrix and not 
2X2 as is the case with [Y] matrix. Noise matrix is different for all three configurations 
and characterizes the noise performance of the device. 
[A] 
0 
0 
0 
0 
0 
0 
0 
0 
-1 
0 
0 
0 
0 
0 
-1 
0 
0 
1 
0 
0 
0 
1 
0 
-1 
0 
0 
0 
-1 
0 
0 
1 
0 
0 
0 
-1 
- 1 0 0 0 0 0 1 
0 1 1 - 1 0 0 0 
(3.22) 
3.4 Noise Sources in SGFET 
The active and passive components in a circuit generate various types of noise 
during operations which are sometimes bias dependant. SGFET is modeled with resistive, 
capacitive and active components as shown in the figure. Thus different noise sources 
exist in SGFET with their power spectral densities. The noise sources include: 
1) Terminal resistance producing thermal noise at the gate 
2) Terminal resistance producing thermal noise at the drain 
3) Terminal resistance producing thermal noise at the source 
4) Thermal noise and flicker noise in the channel 
5) Induced gate noise due to oxide capacitance Cgox 
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3.5 Summary 
The parasitic model of SGFET was also discussed in this chapter. This chapter 
presented the nodal analysis of SGFET using Direct Matrix Analysis. The impedance and 
noise matrix were derived for all three configurations of SGFET. 
Chapter 4 will show the simulated results for noise parameters of SGFET. 
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CHAPTER 4 
SIMULATION RESULTS 
4.1 Noise Characteristics for SGFET and MOSFET 
The noise characteristics of SGFET and MOSFET were analyzed using the 
equations discussed in Chapter l.As was shown in Chapter 3, the small signal model was 
fist formed and then a network graph was derived. Nodal equations were then written for 
each of the network graphs in all three different configurations. 
Admittance and Noise matrices were formed based on these nodal equations. The 
equations (1.3)-(1.6) and (1.8)-(1.11) were used for calculating the noise parameters and 
then the noise figure. 
Fig. 4-1 shows the gain of SGFET and scaled MOSFET in CS configuration. This 
represents a small signail gain over the frequency range 10Hz - ITHz. The gain of 
SGFET is 7.5dB till 100GHz and then it drops to OdB at ITHz. MOSFET shows a higher 
gain of 13dB as compared to MOSFET which is due to large value of ras in MOSFET 
than SGFET. The gain characteristics are similar to SGFET and the gain drops at ITHz to 
6dB. 
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Fig. 4-1 Gain of SGFET and Scaled MOSFET in Common Source Configuration 
Fig. 4-2 shows the equivalent noise resistance for SGFET and MOSFET in the 
band of lOHz-lTHz. The value of Rn is high at low frequencies and then decreases at 
high frequencies. It can be seen that the value of Rn in both cases are very close. 
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Fig. 4-2 Equivalent Noise Resistance of SGFET and scaled MOSFET in Common Source 
Configuration 
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Fig. 4-3 Minimum Noise Figure of SGFET and Scaled MOSFET in Common Source 
Configuration 
Fig. 4-3 shows the Minimum Noise Figure plot for SGFET and MOSFET. The 
calculation was done using equations discussed in Chapterl.lt can be observed that the 
noise figure is high at low frequencies for SGFET and reaches a minimum value and 
again increases at high frequencies. This effect is due to the contribution of flicker noise 
at low frequencies and increase in gate induced noise at high frequencies. At the center 
frequencies, the flicker is very low and total noise is addition thermal noise and induced 
gate noise, giving a minimum noise figure. The devices can thus be used in the band 
where noise figure reaches a minimum value. 
In case of MOSFET, the noise figure is constant over a certain band and then 
increases at high frequencies. This is because flicker noise is not very dominant as 
compared to other noise sources at low frequencies. At high frequencies, flicker noise is 
very low and induced gate noise is dominant, explaining the increase in noise figure. 
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49 
Fig. 4-4 shows the gain of SGFET and MOSFET in CD configuration. This 
represents a small signal gain over the frequency range 10Hz - ITHz. Since this is a 
source follower topology, the voltage gain is around 1 which is expected. As the 
frequency increase the gain drops in both cases. 
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Fig. 4-4 Gain of SGFET and Scaled MOSFET in Common Drain Configuration 
Figures 4-5 shows the equivalent noise resistance for SGFET and MOSFET in 
CD configuration. The values are very close to devices in CS configuration but the slope 
is different due to different impedance and noise matrices in both configurations. 
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Fig. 4-5 Equivalent Noise Resistance of SGFET and Scaled MOSFET in Common Drain 
Configuration 
It can be clearly seen from the above noise figure graphs that the behavior of two 
devices is opposite at low and high frequency ends. In case of SGFET since Flicker noise 
is dominant at low frequencies, the noise figure is high. For MOSFET, induced gate noise 
is dominant at high frequencies and hence noise figure is high. At the center of the 
frequency band, flicker noise is not that dominant and noise is summation of thermal and 
gate induced noise. 
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In Fig. 4-7 the gain of SGFET and MOSFET in CG configuration is shown. The 
gain is little higher as compared to CS configuration, but the behaviour is similar and it 
and rolls off at high frequencies. 
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«ioMacKXfroiooo<»oo(xiooooofe<m»cooooooocre^ 
10" 10* 104 10° 10' 
Frequency 
Fig. 4-7 Gain of SGFET and Scaled MOSFET in Common Gate Configuration 
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The above Figure 4-8 shows the equivalent noise resistance for SGFET and 
MOSFET in CG configurations. The noise resistance is slightly less compared to CD and 
CS configurations. The variation is due to the difference in impedance and noise matrices 
for all the three configurations. 
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Fig. 4-8 Equivalent Noise Resistance of SGFET and Scaled MOSFET in Common Gate 
Configuration 
Fig. 4-9 shows the noise figure plots for SGFET and MOSFET in CG 
configuration.In this case the bevaviour is same for both the devices. This is becasuse in 
CG configuration, though the noise sources values remain the same, they cancel each 
other at low frequenicies. Hence it does not show a high noise figure at low frequenicies. 
For CG configuration, noise figure is higher since induced gate noise is dominant. 
J 1 L 
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Fig. 4-9 Minimum Noise Figure of SGFET and Scaled MOSFET in Common Gate 
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4.2 Noise Current Sources in SGFET and MOSFET 
The following current sources were investigated in SGFET: 
1) Gate Induced Noise 
2) Thermal Noise for Drain, Source and Gate 
3) Channel Noise 
4) Flicker Noise 
5) Bulk Thermal noise in case of MOSFET 
6) Intrinsic Source thermal noise in case of SGFET 
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Fig. 4-10 shows the induced gate noise for SGFET and MOSFET. Since this noise 
is directly proportional to frequency, it increases with increase in frquency which is 
expected. 
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Fig. 4-10 Gate induced noise in SGFET and Scaled MOSFET 
Fig. 4-11 shows the channel noise in SGFET. This noise is constant over the 
whole frequency band. Channel noise is due to fluctuations in the channel of the device 
and is correlated with induced gate noise at high frequencies. Since induced gate noise 
increases with increase in frequeny, the correlation also is greater at higher frequencies. 
The above figure shows channel noise for MOSFET is higher as compared to 
SGFET. This noise is constant with frequency and correlated with induced gate noise due 
to the gate oxide capacitance. 
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Fig. 4-11 Channel Noise in SGFET and Scaled MOSFET 
This figure shows the flicker noise characteristics of SGFET.Flicker noise is 
inversely proportional to square of frequency and hence decrease with increase in 
frequency. This noise is dominant at low frequencies and reaches to a very low values at 
high frequency. The value at 10Hz for flicker noise is very high and then approaches zero 
at high frequency. 
Fig. 4-12 shows the flicker noise in MOSFET which is higher as compared to 
SGFET. This is expected since the structures of SGFET and MOSFET are completely 
different and SGFET has an advantage of less electrons being trapped at Si-Si02 
interface. 
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Fig. 4-12 Flicker Noise in SGFET and Scaled MOSFET 
Figures 4-13 shows the gate thermal noise for SGFET and MOSFET, 
respectively. This noise is independent of frequency which explians the flat behaviour in 
the whole band. Gate thermal noise depends on the value of gate resistance and the 
temperature. In this case, the simulations were done at room temperature. As temperature 
increases the thermal noise increases. MOSFET exhibits lower gate thermal noise since it 
has a low value of gate resistance. 
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Fig. 4-14 shows the simulated results for drain thermal noise of SGFET and 
MOSFET. This noise also depends on the drain resistance of the device and increases 
with increase in temperature. MOSFET shows a lower drain thermal noise due to its low 
value of drain resistance. 
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The figure below shows the source thermal noise for SGFET and MOSFET 
caused due to the source resistance of both devices.MOSFET has lower source resistance 
compared to SGFET, explaining lower value of thermal noise than SGFET. 
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Fig. 4-15 Source Thermal Noise in SGFET and Scaled MOSFET 
The Fig. 4-16 shows the thermal noise due to intrinsic source resistance of 
SGFET.This resistance is absent in case of MOSFET since an intrinsic transistor is not 
formed as is the case with SGFET. 
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Fig. 4-16 Intrinsic source resistance Thermal Noise in SGFET and Scaled MOSFET 
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Fig. 4-17 shows the thermal noise contributed by the bulk resistance of MOSFET. 
This resistance is absent in SGFET since it has a different structure than MOSFET and 
does not have a bulk terminal. This noise also increases with increase in device 
temperature and bulk resistance. 
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Fig. 4-17 Bulk Thermal Noise in MOSFET and Scaled MOSFET 
4.3 Summary 
The simulation results for noise parameters and noise sources of SGFET and 
MOSFET were shown in this chapter. It was observed that the noise characteristics of the 
device change considerably with changes in the configurations. SGFET shows less 
thermal noise compared to MOSFET while the flicker noise is higher compared to 
MOSFET. This can be attributed to the fact that the fitting factors are less in MOSFET 
than SGFET. In Chapter 5, the application of SGFET as a LNA has been presented. 
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CHAPTER 5 
APPLICATIONS OF SGFET 
5.1 LNA Design 
Due to the low noise figure of this device over a broad frequency range, this is 
highly suitable for RF Applications to design a Low Noise Amplifier. Since the 
maximum operating frequency is 100GHz, it is well suited for WLAN, WiMAX as well 
as UWB, Microwave applications. This device can be used in Ka bands and other high 
frequency applications. 
A design of cascode LNA has been presented in this paper. It can be seen from 
the graphs that SGFET can give a broadband performance with a very low Noise Figure 
over the whole band, making it ideal for Low Noise Applications. SGFET can be used in 
design of LNA's, Mixers and Local Oscillators since it has a very low noise figure over a 
very broadband. A LNA has been presented in this thesis. 
5.2 Topology 
The topology used for design of LNA was Cascode. Some advantages of cascode 
topology are [14]: 
1) High reverse isoktion compared to the conventional LNA 
2) Higher power gain 
3) Low Noise Figure 
The simulations were done using Spectre RF CAD Tool in Cadence. A source 
degeneration inductor is used to get low noise figure. The input and output matching are 
such that they cancel the reactive part and then match impedance to 50 Ohms. 
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5.2.1 Frequency Specifications 
The specifications were chosen for the LNA so as to show the performance of 
SGFET at very high frequencies. The frequency band used for design is used extensively 
in radio astronomy and point to multipoint communications. This LNA is a single stage 
cascode, but can be modified to two a stage LNA if the requirement is of higher gain. 
The specifications of the LNA designed are as follows: 
Table 5-1 Specifications for LNA Design 
Parameters 
Frequency 
1 Gain 
Noise Figure 
OIP3 
PI dB out 
Min 
48GHz 
19 dB 
.9dB 
-lOdBm 
Typical 
50.2GHz 
20dB 
l.ldB 
5dBm 
-12dBm 
Max 
52GHz 
21.5dB 
1.2dB 
8dBm 
5.2.2 Electrical Characteristics 
The table shows the DC characteristics of the LNA. Since the device is in 
nanometer range, the dc supply voltage need is also less compared to other devices. 
Hence the device was biased at IV. 
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Table 5-2 Electrical Characteristics for LNA 
Parameter 
DC Supply 
Quiescent Current 
DC Power Dissipation 
Values 
IV 
1.88mA 
1.88 mW 
5.3 Design Procedure 
Since the noise analysis was already done for SGFET, the first step for LNA 
design was to see the noise figure characteristics over the gate voltage range. The bias 
point was chosen to have a trade off between gain and noise figure. Initially the input and 
output impedance of the SGFET were calculated without any matching elements. A 
source degeneration inductance of 500pH is added so as to satisfy the following equation. 
Rm = Ls^m_ (5.1) 
Cgs 
Ls is thus selected for simultaneous matching of gain and noise. 
The impedance obtained was reactive which was cancelled by the series 
capacitors at the input and output. Then a simple LC matching was used to transform the 
impedance to 50 ohms. Thus there was a real part which had to be matched to 50 Ohms. 
This thus acts as a down- converting impedance matching network at input and up -
converting impedance matching at the output. Smith Chart was used extensively to 
optimize the calculated results. 
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The addition of source degeneration has the following advantages [14]: 
1) It gives good input matching without adding thermal noise 
2) Degeneration also improves the linearity by forming a negative series-series 
feedback 
3) It improves the noise figure of LNA 
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Fig. 5.3 Typical Cascode LNA with Source Degeneration 
5.4 Stability Considerations in LNA 
Stability is an important consideration for amplifier design, especially at higher 
frequencies. The most dominant node which is prone to oscillation at high frequencies is 
the gate of the cascode transistor. The input impedance of a capacitively degenerated 
device has a negative real part, and hence an inductance at the gate of cascode can form a 
Colpitts oscillator. 
Thus to improve the stability of the cascode amplifier, a resistor was added to the 
gate of cascode to prevent the oscillations. A stabilizing resistor of value Rstab = 12Q 
was added to the gate of the cascode transistor of LNA. The value of this resistor cannot 
be selected arbitrarily large, as it degrades the noise figure and reduces the efficiency of 
the bypass capacitor [14], [15]. 
Following Analysis were done on the LNA: 
1) DC Analysis for dc current and dc power dissipation 
2) S-Parameter Analysis for gain and noise figure 
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3) Harmonic Balance Analysis for output power 
4) Two Tone Analysis for characterizing intermodulation distortion effects 
and linearity 
Tables 5-3 and 5-4 show the components used for design of LNA. The list of all 
elements in the circuit along with their values is given. SGFET devices were cascaded to 
give a higher gain. 
Table 5-3 Active Components in LNA circuit 
Component 
Ml 
M2 
Multiplier 
400 
400 
W 
12.54nm 
12.54nm 
L 
lOnm 
lOnm 
Description 
SGFET Device 
SGFET Device 
Table 5-4 Passive Components in LNA circuit 
Component 
L1,L2 
C1.C2 
C3,C4 
Ls 
R1,R2 
Lbl,Lb2 
Value 
800pH 
120fF 
8£F 
500pH 
12 Ohm 
500pH 
Description 
Input and Output series Matching elements 
Input and Output shunt Matching elements 
Input and Output blocking capacitors 
Source Degeneration 
, I I I ! 
Stability resistors 
Biasing Inductors for gate and drain 
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The cascode amplifier schematic is as shown below. A resistor was added at the 
gate of cascode to improve the stability. The stability considerations have been discussed 
in section 5.4. 
Fig. 5-4 Cascode Low Noise Amplifier Schematic 
Fig. 5-5 shows the gain of amplifier. The maximum gain obtained is 20dB and 
then it rolls off to 19.2dB. The gain can be improved if one more stage is added to the 
existing design. Presently the LNA is a single stage cascode topology. 
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Fig. 5-6 shows the input and output return loss for LNA. It can be seen that in the 
band of operation Sll and S22 are both below lOdB which shows that the amplifier is 
matched well. Sll goes to a max (Jamal Deen)imum of -20dB while S22 goes to -25dB. 
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The figure below shows the reverse isolation of the amplifier. It is below 20dB in 
the band of interest. 
_ , « x: S12 d820 
to - « 
-50 Z...^ ,_ _ - fc^ . 
456 47 G 48G 
freq ( Hz 
53G 55G 
Fig. 5-7 Simulated Reverse isolation of LNA 
Fig. 5-8 shows the noise figure of the amplifier. It is observed that noise figure is 
good in the band for which the amplifier has been matched, whereas it is high in the 
frequencies outside the band. The noise figure obtained is 1.1 dB and goes to maximum 
ofl.2dB. 
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5.5 Applications of LNA 
This LNA designed for 48-52 GHz can be used in applications like radio 
astronomy, Fixed Links both point to point and multipoint radio, Services Ancillary to 
Programming/Broadcasting, Fixed satellite service application and Satellite Feeder Links. 
5.6 Summary 
This chapter showed the application of SGFET as a Low Noise Amplifier. It is 
concluded from the results that SGFET can indeed be used in low noise applications over 
a broad range of frequencies. SGFET can thus be used as a device in circuits for WLAN, 
WiMAX to very high frequency circuits in military applications and radio astronomy. 
Due to low noise performance of SGFET, it can also be used to design mixers and 
oscillators. 
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CHAPTER 6 
CONCLUSIONS 
The noise parameter extraction was done for SGFET using a method called Direct 
Matrix Analysis. It was concluded that this method can be applied to any type of noise 
model or a small signal model and is very easy to implement even for very complex 
circuits. It can be implemented in MATLAB to make a generic program that can be used 
for any number of nodes and various circuit configurations. It is concluded that this 
method will prove very useful for noise characterization of a system such as LNA and 
Mixer if the small signal model is known and exact noise sources determined. 
Various scaling theories were investigated and they showed that it is very 
important to consider all factors such as the supply voltage, threshold voltage, and doping 
levels while scaling or it may result in performance degradation. Thus constant field 
scaling was used, which scales down the voltages proportionately to the device 
dimensions. This scaling theory was applied to the bulk MOSFET, which gave similar 
results to the extrapolated values in MATLAB. The extrapolation was done after 
collecting data from various articles. 
It was also observed that the flicker noise adds to the noise figure at very low 
frequencies and can be neglected at high frequency, which is consistent with the 
traditional flicker noise models. The noise figure for SGFET and MOSFET for all three 
configurations showed that flicker noise contributes to the noise at very low frequencies. 
It also cancels with the induced gate noise depending on the configuration used. The 
noise figure characteristic of the circuit is defined by the dominant noise source which is 
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usually flicker noise, channel noise and induced gate noises. But as temperature 
increases, thermal noise from all sources can become comparable to the flicker, channel, 
and induced gate noise, thus increasing the noise figure. 
The comparison of SGFET with the scaled MOSFET demonstrated that SGFET 
exhibits lower flicker noise as compared to MOSFET. It also has lower channel noise but 
higher induced gate noise than MOSFET. In both cases, the noise figure reaches a 
minimum value in certain band which can be considered as an ideal band of operation. 
The noise parameter extraction of SGFET shows that this device can be used as a 
low noise amplifier over a broad range of frequencies with very low noise over the whole 
band. The LNA application presented in the thesis shows that SGFET indeed can give a 
very low noise figure as compared to the planar MOSFET's. It is thus suitable for 
RF/microwave frequencies in implementation of mixers, oscillators, and amplifiers. 
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